

REMARKS

The above amendments and following remarks are submitted under 37 C.F.R. 1.116 in response to the Final Office Action of the Examiner mailed August 30, 2004. Having addressed all objections and grounds of rejection, claims 1-20, being all the pending claims, are now deemed in condition for allowance. Entry of these amendments and reconsideration to that end is respectfully requested.

The remaining issue regarding this application is that claims 1-20 have been rejected under 35 U.S.C. 102 as being anticipated by U.S. Patent No. 6,330,630, issued to Bell (hereinafter referred to as "Bell"). This ground of rejection is respectfully traversed as to the amended claims for the reasons provided below.

It is clear from the current record that the Examiner and Applicants disagree as to the extent to which Bell does or does not "teach" the combining of two PCI busses into a single PCI bus. It remains Applicants' position that Bell does not teach the elements of the claims including the circuitry and methods for performing this combining. Though Bell may off-handedly mention such combining, Bell certainly does not show any structure or circuitry for performing such combining as claimed by Applicants.

Nevertheless, to further advance the prosecution of the subject application, Applicants have herewith amended all pending independent claims to add further structure to make more explicit

that implementation of such combining is most advantageously accomplished by utilizing: 1) a single interrupt logic circuit for busses to be combined; and 2) a selector for multiplexing data from busses which are to be combined. The first of these structural limitations is summarized at page 4, lines 1-6, of the specification. The second is discussed at page 11, lines 8-11, of the specification.

It is readily apparent that Bell does not have a single interrupt logic circuit for handling Bus 90A and Bus 90B interrupts. In fact, quite the opposite is true. From Fig. 2 of Bell, it is made explicit that the interface control logic for Bus 90A is separate and distinct from the interface control logic for Bus 90B. As a result, Bell cannot anticipate claims 1-20 as amended.

Similarly, the claimed "selector" is found nowhere in Bell. Again, Fig. 2 shows that the queuing and control logic for Bus 90A is separate and independent of the control logic for Bus 90B.

Given the lack of this claimed structure for combining of Bus 90A with Bus 90B as alleged by the Examiner, it is asserted that the apparatus of Fig. 2 cannot perform in the manner claimed by Applicants.

With independent claims 1, 6, 11, and 16 being amended to add the structure discussed above, it is clear that the rejection of dependent claims 2-5, 7-10, 12-15, and 17-20 no longer address the

unique combination presented in each claim. Furthermore, these rejections place reliance upon various clearly erroneous findings of fact and failure to address the claimed limitations.

Having thus responded to each objection and ground of rejection, Applicants respectfully request entry of this amendment and allowance of claims 1-20, as amended, being the only pending claims.


Please charge any deficiencies or credit any overpayment to Deposit Account No. 14-0620.

Respectfully submitted,

Lloyd E. Thorsbakken et al.

By their attorney,

Date October 28, 2004


Wayne A. Sivertson
Reg. No. 25,645
Suite 401
Broadway Place East
3433 Broadway Street N.E.
Minneapolis, Minnesota
55413
(612) 331-1464